CS-200 Computer Architecture

Part 6. Hardware Security

Paolo Ienne <paolo.ienne@epfl.ch>

Why Hardware Security?

- Software complexity
 - OSes and hypervisors are too complex to be trusted to be bug free
 - Who can trust OSes and hypervisors?! Secure processor architectures
- Microarchitectural side-channel attacks
 - Sharing with other users gives them the ability to discover our secrets
 - Shared caches, shared processors (branch predictors, pipelines, etc.) ← CS-200!
- Physical monitoring attacks and physical side-channel attacks
 - Users cannot physically protect their computing hardware
 - Hardware is often in the cloud
 - Hardware is embedded and remote (Internet-of-Things, IoT)

Outline of This Lecture

- 1. Basic Definitions
- 2. Attacks on Memory to Compromise Integrity (Rowhammer)
- 3. Covert Channels and Side-Channel Attacks
- 4. Attacks on Timing to Break Isolation and Confidentiality (Timing Side-Channel Attacks)
- 5. Attacks on Memory to Break Isolation and Confidentiality (Cache Side-Channel Attacks)
- 6. Combined Attacks to Break Isolation and Confidentiality (Meltdown)
- 7. Combined Attacks to Break Isolation and Confidentiality (Spectre)

1

Basic Definitions

Threat Model

Specification of the threats that a system is protected against

- Trusted Computing Base: what is the set of trusted hardware and software components
- Security properties: what the trusted computing base is supposed to guarantee
- Attacker assumptions: what a potential attacker is assumed capable of
- Potential vulnerabilities: what an attacker might be able to gain

Classic Security Properties

Confidentiality

> prevent the disclosure of secret information

Integrity:

> prevent the modification of protected information

Availability

→ guarantee the availability of services and systems


We will also speak of **isolation**, that is the possibility to prevent any interaction between users and processes, often used to guarantee confidentiality and integrity

2

Attacks on Memory to Compromise Integrity (Rowhammer)

Dynamic Random-Access Memory


- DRAMs are the densest (and thus cheapest) form of random-access semiconductor memory
- DRAMs store information as charge in small capacitors part of the memory cell
- First patented in 1968 by Robert Dennard, scaled amazingly over decades and was somehow an important ingredient of the progress of computing systems
- Charge leaks off the capacitor due to parasitic resistances → every DRAM cell needs a periodic refresh (e.g., every ~60 ms) lest it forgets information



Apparently Only a Reliability Issue

- To increase density (i.e., reduce cost) memory cells have become incredibly small (→ small storage capacitance, smaller noise margin) and word lines got extremely close to each other (→ larger crosstalk capacitive coupling)
- Frequent activation of word lines neighbouring particular cells between refreshes may flip the cell states due to various forms of capacitive coupling
- **Disturbance errors** have been a known design issue of DRAMs since ever, but failure in commercial DDR3 chips was demonstrated in 2014

Rowhammer




A Remarkably Simple Code

Rowhammer

```
codela:
  mov (X), %eax  // read from address X
  mov (Y), %ebx  // read from address Y
  clflush (X)  // flush cache for address X
  clflush (Y)  // flush cache for address Y
  mfence
```

- "mov" instructions activate neighbouring rows
- "clflush" unprivileged x86 instructions flush the cash from the values of X and Y (so that future accesses are misses) and "mfence" roughly waits for the flush
- Repeat as quickly as possible

jmp code1a



An Opportunity for Attacks

- Rowhammer effectively violates memory protection ("if I can read, I can also write")
 which is a key ingredient to privilege separation across processes
- By accessing locations in neighbouring rows one could gain unrestricted memory access and privilege escalation
 - Allocate large chunks of memory, try many addresses, learn weak cells
 - Release memory to the OS
 - Repeatedly map a file with RW permissions to fill memory with page table entries (PTEs)
 - Use Rowhammer to flip (semirandomly) a bit in one of these PTEs; it will now point to the wrong physical page
 - Chances are that this physical page contains PTEs too, so now accessing that particular mapping of the file (RW) actually modifies the PTEs, not the file
 - Attacker can arbitrarily change PTEs and memory protection is gone
- Not that simple in practice, tons of difficulties, but people managed to make it work!

An Aside on DRAMs: Data Remanence

- A completely different problem with storing data on capacitors: cells may leak information quickly in the worst case but very many do not leak much in typical conditions
- Lowering significantly the device temperature (e.g., use spray refrigerants)
 makes most cells retain charge for long time (seconds to minutes)
- Coldboot attacks:
 - Cool a working DRAM device
 - Switch off
 - Move the device to another computer or reboot a malicious OS
 - Read content (passwords, secret keys, etc.)

3

Covert Channels and Side-Channel Attacks

Covert Channels

- "A covert channel is an intentional communication between a sender and a receiver via a medium not designed to be a communication channel" (Szefer, 2019)
- If we isolate a critical process inside a virtual machine, a covert channel may allow a rogue programme inside of the isolated process (a **Trojan horse**) to leak a secret to some malicious receiver without anyone to notice (no conventional communication channel visible)

Side Channels Attacks


- Attacks where the sender is the unsuspecting victim of the attack, who is unknowingly transmitting information through a covert channel, and the receiver is the attacker
- Sending (or leaking) information is a side effect of the normal operation of the victim, either because of the hardware implementation of the system or because of the software implementation of the victim—or both

Covert- and Side-Channels

Physical Emanation

(power consumption, temperature, electromagnetic waves,...)

Physical



Microarchitectural

System State

(timing, cache, branch predictors, pipelines,...)

Measuring Instrument

Covert- and Side-Channels

Microarchitectural

- Based on the existence of microarchitectural state, that is state not (normally) visible to the programmer—because architectural state is known and thus, apart from bugs, inherently protected!
- Based on the sharing of hardware components featuring such microarchitectural state
- Physical replication and isolation may solve the problem

Physical

- Based on the physical nature of the computing system
- Potentially more difficult to fight, but also harder to exploit

4

Attacks on Timing to Break Isolation and Confidentiality (Timing Side-Channel Attacks)

Execution Time Reveals Something on Data

Compare

with

Blinding through Constant Time

- Not always easy:
 - May need to fight compiler optimizations
 - Time is typically made constant by provably unnecessary computation
 - Variability may arise from microarchitectural phenomena
 - Data-dependent instruction latency
 - Virtual memory and caches
 - Instruction scheduling
 - ...
- In a sense, most if not all of the attacks discussed in the following slides are ultimately timing attacks of specific nature


5

Attacks on Memory to Break Isolation and Confidentiality (Cache Side-Channel Attacks)

Cache Side-Channel Attacks


- Oldest and perhaps most powerful example of microarchitectural sidechannel (cache shared but not architecturally visible)
 - Evoked since 1992 but first fully demonstrated in 2005
- Attacker can differentiate hits and misses using some high-resolution timing measurement (e.g., processor cycles)
- Victim memory accesses (= where the victim loads or stores) reveal secrets
 - E.g., D\$ accesses to an AES sbox() depend on the secret key
 - E.g., I\$ accesses to different RSA functions depend on the secret key
- Attacker can run victim code
 - E.g., write to a file into an encrypted volume, send packets through a VPN interface

What location (set) does the victim access?




- 1. Fill all sets with attacker content (prime)
- Read all pieces of data for all sets and time each set
 - fast because data are in cache

What location (set) does the victim access?



- 1. Fill all sets with attacker content (prime)
- Read all pieces of data for all sets and time each set
 - fast because data are in cache
- 3. Run the victim

What location (set) does the victim access?



- 1. Fill all sets with attacker content (prime)
- Read all pieces of data for all sets and time each set
 - fast because data are in cache
- 3. Run the victim
- 4. Read all pieces of data for all sets and time each set *(probe)*
 - if step 4 takes longer than 2 for set Y, the victim accessed something in set Y

 Key advantage over other techniques: the attacker times their own code and not the victim's code → good control of measurement noise




Fig. 5. Prime+Probe attack using 30,000 encryption calls on a 2GHz Athlon 64, attacking Linux 2.6.11 dm-crypt. The horizontal axis is the evicted cache set (i.e., $\langle y \rangle$ plus an offset due to the table's location) and the vertical axis is p_0 . Left: raw timings (lighter is slower). Right: after subtraction of the average timing of the cache set. The bright diagonal reveals the high nibble of $p_0 = 0 \times 00$.

Candidate Scores

 Many attacks to cryptographic algorithms involve trying multiple plaintexts and/or key hypotheses and distinguishing between most likely and least likely over many attempts





Fig. 2. Candidate scores for a synchronous attack using Prime+Probe measurements, analyzing a dm-crypt encrypted filesystem on Linux 2.6.11 running on an Athlon 64, after analysis of 30,000 (left) or 800 (right) triggered encryptions. The horizontal axis is $\tilde{k}_5 = p_5 \oplus y$ (left) or $\langle \tilde{k}_5 \rangle$ (right) and the vertical axis is the average measurement score over the samples fulfilling $y = p_5 \oplus \tilde{k}_5$ (in units of clock cycles). The high nibble of $k_5 = 0$ x50 is easily gleaned.

Source: Yarom and Falkner, USENIX Security '14


Asynchronous Attacker and Victim?

The attacker runs in a virtual machine and the victim in another one, so no synchronization possible

- The example is here a Flush+Reload attack, similar to Prime+Probe but uses the *clflush* instruction of x86 to evict a specific cache line and depends on virtual machine page deduplication (if two users load the same executable or libraries, only one is kept in memory)
 - Attacker and victim use different virtual addresses in different virtual machines, but the physical address is the same
- Tracks accesses to code to infer the internal state of the victim



Asynchronous Attacker and Victim?



6

Combined Attacks to Break Isolation and Confidentiality (Meltdown)

- Catastrophic attack making it possible to read all memory of a process (including protected kernel data)
- By product of the way some microarchitectural features are implemented (e.g., AMD x86 implementations are **per chance** resistant to Meltdown)
- Exploits race condition between memory access and protection checks
 - Ultimately exploits the microarchitectural nature of caches (something is left in the cache upon exception because the cache is not part of the architectural state)

The attacker executes a forbidden access and speculatively uses the result to obtain nonarchitectural side-effects that reveal the secrets before the forbidden access is squashed

execute a **1** forbidden access

and 2 speculatively use the result with 3 nonarchitectural side-effects that reveal the secrets before the forbidden access is squashed


We try to read anything we want, provided that it is mapped in our virtual addressing space (but the value will be removed from the ROB and an exception thrown)

Attacker:

*wherever;

execute a 1 forbidden access and 2 speculatively use the result with 3 nonarchitectural side-effects that reveal the secrets

before the forbidden access is squashed



execute a 1 forbidden access and 2 speculatively use the result with 3 nonarchitectural side-effects

that reveal the secrets

before the forbidden access is squashed



Make sure that a secret the attacker cannot read leaves a trace before it is cancelled

execute a 1 forbidden access and 2 speculatively use the result with 3 nonarchitectural side-effects that reveal the secrets before the forbidden access is squashed


Perform a
Prime+Probe
cache attack
to learn the
secret

Attacker:

```
secret = *wherever;
array[secret * 4096];
```

Renamed register which will never be committed

The ROB View




Does It Affect All Processors?


Processors	Affected?
Intel x86	Most processors since 1995
AMD x86	None
ARM	Cortex-A75
Apple ARM	Most processors
IBM POWER	POWER8 and POWER9
VIA x86	Most processors

Combined Attacks to Break Isolation and Confidentiality (Spectre)

- Another catastrophic attack making it possible to read all memory
- Addresses another shared resource: branch predictors
 - For simplicity, branch predictors are not thread specific (see also Simultaneous Multithreading lecture)
- Exploits side effects of (mispredicted) speculative execution
 - Mispeculation does not affect the architectural state (of course!)...
 - ...but it may affect microarchitectural structures (e.g., caches)

Get the victim to **speculatively** execute **leaky** code whose **nonarchitectural side-effects** reveal the secrets





- 2 speculatively execute
 1 leaky code
- with 3 nonarchitectural side-effects

that reveal the secrets

```
Victim:

if (x < array1_size)
y = array2[array1[x] * 4096]:

If we use the speculatively loaded value
(array1[x]) for a memory access, trace of
it will remain in the cache
```

Force the victim to mispeculate

2 speculatively execute
1 leaky code

with 3 nonarchitectural side-effects that reveal the secrets

Perform a
Prime+Probe
cache attack
to learn the
secret

Victim:

```
if (x < array1_size)
y = array2[array1[x] * 4096];</pre>
```

Conclusions

- Large catalogue of powerful primitive attacks exploiting microarchitectural state
- Real attacks are a composition of primitives (A \rightarrow B \rightarrow C...)



 Fairly difficult to fight them comprehensively, without hardware support, and without a serious loss of performance